
LTC2224
10
2224fa
FUNCTIONAL BLOCK DIAGRA
UU
W
Figure 1. Functional Block Diagram
DIFF
REF
AMP
REF
BUF
2.2
F
1
F
0.1
F
0.1
F
1
F
INTERNAL CLOCK SIGNALS
REFH
REFL
DIFFERENTIAL
INPUT
LOW JITTER
CLOCK
DRIVER
RANGE
SELECT
1.6V
REFERENCE
ENC+
REFHA
REFLB
REFLA REFHB
ENC–
SHIFT REGISTER
AND CORRECTION
OE
M0DE
OGND
OVDD
2224 F01
INPUT
S/H
SENSE
VCM
AIN
–
AIN
+
2.2
F
FIRST PIPELINED
ADC STAGE
FIFTH PIPELINED
ADC STAGE
FOURTH PIPELINED
ADC STAGE
SECOND PIPELINED
ADC STAGE
THIRD PIPELINED
ADC STAGE
OUTPUT
DRIVERS
CONTROL
LOGIC
SHDN
OF
D11
D0
CLOCKOUT